github
/
free-programming-books
mirror of https://github.com/EbookFoundation/free-programming-books.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update free-courses-en.md (#3323)

Browse Source
pull/3324/head
Victor Λntonio 6 years ago committed by eshellman
parent 6f2fa576e2
commit a43ca93399
1 changed files with 6 additions and 0 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Unified View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 6
      free-courses-en.md

6
free-courses-en.md
Unescape View File

@ -46,6 +46,7 @@
* [Swift](#swift) * [Swift](#swift)
* [Vapor](#vapor) * [Vapor](#vapor)
* [Theory](#theory) * [Theory](#theory)
* [TypeScript](#typescript)
* [Verilog / VHDL / SystemVerilog](#verilog--vhdl--systemverilog) * [Verilog / VHDL / SystemVerilog](#verilog--vhdl--systemverilog)
* [Web Development](#web-development) * [Web Development](#web-development)
@ -405,6 +406,11 @@
* [Udacity: Intro to Theoretical Computer Science](https://www.udacity.com/course/intro-to-theoretical-computer-science--cs313) * [Udacity: Intro to Theoretical Computer Science](https://www.udacity.com/course/intro-to-theoretical-computer-science--cs313)
### TypeScript
* [TypeScript Fast Crash Course](https://www.udemy.com/typescript-fast-crash-course/) - Edwin Diaz, Coding Faculty Solutions (Udemy)
### Verilog / VHDL / SystemVerilog ### Verilog / VHDL / SystemVerilog
* [SOC Verification Using SystemVerilog](http://verificationexcellence.in/online-courses/soc-verification-using-systemverilog) * [SOC Verification Using SystemVerilog](http://verificationexcellence.in/online-courses/soc-verification-using-systemverilog)

Write Preview
Loading…
Cancel
Save