Update free-courses-en.md (#9971)

* Update free-courses-en.md

Added a Theory course

* Update courses/free-courses-en.md

Co-authored-by: Eric Hellman <eric@hellman.net>

---------

Co-authored-by: Eric Hellman <eric@hellman.net>
pull/10051/head
PRIYANSHU SAHANI 1 year ago committed by GitHub
parent 725e44f788
commit d27bd6e2d6
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
  1. 1
      courses/free-courses-en.md

@ -1521,6 +1521,7 @@
* [Automata Theory](https://online.stanford.edu/courses/soe-ycsautomata-automata-theory) * [Automata Theory](https://online.stanford.edu/courses/soe-ycsautomata-automata-theory)
* [Formal Languages & Automata Theory](https://www.youtube.com/playlist?list=PLLvKknWU7N4zvTGcw9N2_7eZSTTkryb0U) - Lalit Vashistha * [Formal Languages & Automata Theory](https://www.youtube.com/playlist?list=PLLvKknWU7N4zvTGcw9N2_7eZSTTkryb0U) - Lalit Vashistha
* [Intro to Theoretical Computer Science](https://www.udacity.com/course/intro-to-theoretical-computer-science--cs313) (Udacity) * [Intro to Theoretical Computer Science](https://www.udacity.com/course/intro-to-theoretical-computer-science--cs313) (Udacity)
* [Theory of Computation & Automata Theory](https://www.youtube.com/playlist?list=PLBlnK6fEyqRgp46KUv4ZY69yXmpwKOIev) - Neso Academy
### Verilog / VHDL / SystemVerilog ### Verilog / VHDL / SystemVerilog

Loading…
Cancel
Save